

Double Patterning

Rasha El-Jaroudi
November 7th 2017




reljaroudi@utexas.edu

Outline

- **Motivation**
- Techniques
- Future of Double Patterning

Motivation

- Need to keep up with Moore's Law
- EUV not ready yet
- Reduce minimum pitch size using existing technology (193nm Immersion Lithography), but have already minimized λ and maximized NA




$$R = \frac{k_1 \lambda}{NA}$$

D. Abercrombie, "Will EUV Kill Multi-Patterning," SC Engineering (2017).

Minimizing k₁

- k₁ is defined by process features
- OPC and RET were employed to correct for lithography imperfections
- If k₁ is below 0.2, RET/OPC begins to cause overlaps in neighboring shapes




$$R = \frac{k_1 \lambda}{NA}$$

D. Abercrombie, "Will EUV Kill Multi-Patterning," SC Engineering (2017).

Minimizing k_1

- Lowest half-pitch possible with immersion lithography was 36nm ($k=0.25$, $NA=1.35$, and $\lambda=193\text{nm}$)
- Double patterning can further reduce pitch size without changing NA or λ .

$$R = \frac{0.25 \cdot 193}{1.35} \approx 36 \text{ nm}$$



Rasha H. El-Jaroudi

5

Outline

- Motivation
- **Techniques**
 - Litho-Etch-Litho-Etch (LELE)
 - Self-Aligned Double Patterning (SADP)
 - Litho-Freeze-Litho-Etch (LFLE)
- Future of Double Patterning

Rasha H. El-Jaroudi

6

LELE - Process

80 nm

Resist
Hard Mask
Silicon

Litho 1:
Expose and Develop
the 1st pattern into
the resist

80 nm

Resist
Hard Mask
Silicon

Etch 1:
Etch the 1st Pattern
into the hard mask

Rasha H. El-Jaroudi 7

LELE – Process Cont.

40 nm

Hard Mask/Resist
Silicon

Litho 2:
Expose and Develop
the 2nd pattern into
the resist

40 nm


Silicon

Etch 2:
Etch the patterns
into the silicon

Rasha H. El-Jaroudi 8

LELE - Advantages

- Advantages
 - No new technology
 - Successfully reduce pitch




D. Abercrombie, "Will EUV Kill Multi-Patterning," SC Engineering (2017).

Rasha H. El-Jaroudi

9

LELE- Challenges

- Twice as many steps as single exposure
 - Increased cost
 - Decreased throughput
- Complicated etch steps
 - First etch step transfers pattern to hard mask
 - Second etch step needs to account for resist and hard mask
- Mask alignment
 - Need to recombine two images to form the intended image




M. Maenhoudt et al. Proc of SPIE Vol. 6924, 692409, (2008)

Rasha H. El-Jaroudi

10

LELE- Challenges Cont.

- Double patterning is more sensitive to variations in process
- OPC can design for ideal process conditions
- Errors in dose, focus, or mask overlay will affect potential yield




V. Wiaux et al. Proc. of SPIE Vol. 6924, 692409, (2008)

Rasha H. El-Jaroudi

11

LELE- Challenges Cont.

- Mask Overlap
 - Ideally would need no overlap
 - Need to compensate for trench pull back
- Mask Overlay Issues
 - Misalignment can severely affect the device's reliability



1. V. Wiaux et al. Proc. of SPIE Vol. 6924, 692409, (2008)

2. Yan Borodovsky, Intel, 2012 International Workshop on EUV Lithography.

Rasha H. El-Jaroudi

12

SADP- Process

80 nm

Resist
Silicon

Litho 1:
Dummy pattern is
created on the
silicon

80 nm

Sidewalls
Resist
Silicon

Deposit Sidewalls

Rasha H. El-Jaroudi
13

SADP- Process

80 nm

Resist
Silicon

Etch:
Remove film
everywhere but
sidewalls

80 nm

Sidewalls/Resist
Silicon

Strip Dummy
Pattern

40 nm


Silicon

Etch:
Etch the pattern
into the silicon

Rasha H. El-Jaroudi
14

SADP

- Advantages
 - Lowest cost
 - Overlay is similar to single patterning requirements
- Disadvantages
 - Every feature will have the same linewidth
 - Creates loops
 - Trim masks required




D. Abercrombie et al, "Fill/Cut Self-Aligned Double Patterning," SC Engineering (2016).

Rasha H. El-Jaroudi 15

SADP- Masks

- Block Mask
 - Protects spaces between metal targets with dielectric
 - Complex, difficult to print





1. B. Moyer. "Double-Patterning's Evil Twin," EE Journal (2013).
2. D. Abercrombie, "Self-Aligned Double Patterning – Part Deux," SC Engineering (2014).

Rasha H. El-Jaroudi 16

SADP- Masks

- Fill/Cut Approach
 - Extend target lines to borders with additional dummy lines in Mandrel Mask (Fill)
 - Cut Mask creates gaps in lines
 - Adds additional dummy metal to original design
 - Better for lithography, easier to make





D. Abercrombie, "Fill/Cut Self-Aligned Double-Patterning," SC Engineering (2016).


Rasha H. El-Jaroudi 17

SADP- Masks


Original Drawn Shapes




Spacers That Will Form




Mandrel/Non-Mandrel Assigned




Block Mask Over Spacers




Mandrel Mask




Final Trenches on Wafer




Original Drawn Shapes




Spacers That Will Form




Mandrel/Non-Mandrel Assigned




Cut Mask Over Spacers



Mandrel Mask



Final Trenches on Wafer



Original drawn shapes in solid black

■ Drawn Mandrel Routing
■ Drawn Non-Mandrel Routing
■ Dummy Mandrel
■ Spacers
■ Block Mask


■ Mandrel
■ Non-Mandrel
■ Dummy Mandrel
■ Spacers
■ Cut Mask

D. Abercrombie, "Self-Aligned Double Patterning – Part Deux," SC Engineering (2014).

Rasha H. El-Jaroudi 18

LFLE - Process


80 nm



Resist
Silicon

Litho 1:
Expose and Develop
the 1st pattern into
the resist

80 nm




Resist
Silicon

Freeze:
Cure and bake
remaining resist

Rasha H. El-Jaroudi 19

LFLE - Process


80 nm



Resist
Silicon

Litho 2:
Expose and Develop
the 2nd pattern into
the resist

40 nm



Silicon

Etch 1:
Etch both patterns
into the silicon

Rasha H. El-Jaroudi 20

LFLE



- Advantages
 - Reduces number of steps
 - Increases throughput
 - All steps can be carried out in the same system
- Challenges
 - Existence of freezing material
 - Same overlay issues as LELE

Rasha H. El-Jaroudi

21

LFLE- Protective Coating

- Cover first pattern with protective material, acid in protective coating diffuses into resist and crosslinks features
- Causes CD growth of 15-25 nm
 - Reduces double patterning pitch reduction
 - 1st and 2nd lines will be different sizes
- Difficult to fix using OPC
 - CD growth dependent on exposure energy in addition to pitch and mask CD




A. Vanleehove et al. Proc. of SPIE Vol. 6520 65202F-1

Rasha H. El-Jaroudi

22

LFLE- UV Curing

- 193nm
 - Increasing dose, suppresses swelling but increases resist flow
- 172nm
 - Suppresses swelling without causing reflow
 - Need to cure and bake to prevent 1st resist distortion during 2nd resist process
- Causes CD shifts, line-end shortages, and corner feature deformation



N. Bekiaris et al. Proc. of SPIE Vol. 6923 692321-4


Rasha H. El-Jaroudi

23

Double Patterning Summary

- Litho-Etch-Litho-Etch
 - First double patterning technique
 - Successfully reduces k_1 below previous limit
 - Doubles the processing steps, so doubles the cost and reduces throughput
 - Requires a hard mask
 - Suffers from mask overlay issues

LITHO-ETCH-LITHO-ETCH (LELE)



C. Mack, "Seeing Double," IEEE Spectrum (2008).


Rasha H. El-Jaroudi

24

Double Patterning Summary Cont.

- Self-Aligned Double Patterning
 - Developed in response to LELE's mask overlay issues
 - Single lithography step
 - Need to use an additional block or cut mask to remove unwanted material
 - Complicated to design masks for SADP
 - Process intensive

SIDEWALL SPACER



C. Mack, "Seeing Double," IEEE Spectrum (2008).


Rasha H. El-Jaroudi

25

Double Patterning Summary Cont.

- Litho-Freeze-Litho-Etch
 - Reduces complexity of LELE
 - 'In track' process
 - Increased throughput
 - Does not require a hard mask
 - Dependent on development of freezing process
 - Freezing can cause swelling or shrinkage in lines

LITHO-FREEZE-LITHO-ETCH (LFLE)




C. Mack, "Seeing Double," IEEE Spectrum (2008).

Rasha H. El-Jaroudi

26

Double Patterning Summary Cont.

- No perfect technique
- Splitting and designing double exposure masks is non trivial
- Not all images can be successfully split for double exposure
- No single exposure option, yet



D. Abercrombie, "Will EUV Kill Multi-Patterning," SC Engineering (2017).

Rasha H. El-Jaroudi

27

Outline

- Motivation
- Techniques
- **Future of Double Patterning**

Rasha H. El-Jaroudi

28

What about EUV Lithography?

- EUV wavelength is 13.5nm
- In 2014, ASML said EUV is coming between 2019-2024
 - 3nm nodes
 - 200 W/hr
- 7nm nodes
 - 34 Lithography steps with multi-patterning
 - 9 Lithography steps with EUV
- EUV may not be ready until 5nm nodes
 - Requires multi-patterning with EUV

M. Van den Brink, AMSL Small Talk 2014.

Comparing Costs

Patterning Technique	Normalized Wafer Cost
193i SE	1
193i SADP	2
193i LELE (DP)	2.5
193i SAQP	3
193i LELELE (TP)	3.5
EUV SE	4
EUV SADP	6

A. Raley et al., Proc. SPIE 9782, 97820F (2016).